



FIG. 1



PARALLEL  
(SMALLER RESISTANCE)



ANTI-PARALLEL  
(LARGER RESISTANCE)




FIG. 2A

FIG. 2B




FIG. 3




FIG. 4







FIG. 5






FIG. 7




FIG. 10




FIG. 11







FIG. 12






FIG. 16







FIG. 17












FIG. 20






FIG. 22




FIG. 23




FIG. 24




FIG. 25











FIG. 26








FIG. 34




FIG. 35A




FIG. 35B




FIG. 36




FIG. 38






FIG. 37




FIG. 39






FIG. 41




FIG. 42

**FIG. 43**




FIG. 44




FIG. 45




FIG. 46




FIG. 47




FIG. 48






FIG. 49




FIG. 50




FIG. 51





FIG. 52






FIG. 54




FIG. 55




FIG. 56




FIG. 57






FIG. 58






FIG. 59






FIG. 62




FIG. 63




FIG. 64




FIG. 65




FIG. 66




FIG. 67








FIG. 69





FIG. 70



TO FIRST MRAM DATA REWRITE CONTROLLER

FIG. 72




FIG. 71




FIG. 73